Tubidy
CPU Architecture Explained

CPU Architecture Explained

07:38 | 296,877 views |
Download MP3

Related Videos

Why Devices Never See Real Memory Addresses (I/O MMU Explained)

Why Devices Never See Real Memory Addresses (I/O MMU Explained)

How Cache Works Inside a CPU

How Cache Works Inside a CPU

Why 10GHz Silicon CPUs Are Impossible (Probably)

Why 10GHz Silicon CPUs Are Impossible (Probably)

Out-of-Order Execution (Tomasulo's Algorithm)

Out-of-Order Execution (Tomasulo's Algorithm)

Virtual Memory Explained (including Paging)

Virtual Memory Explained (including Paging)

Page Tables and MMU: How Virtual Memory Actually Works Behind the Scenes (Animation)

Page Tables and MMU: How Virtual Memory Actually Works Behind the Scenes (Animation)

How Interrupts Work in Modern Computers

How Interrupts Work in Modern Computers

How CPU Branch Prediction Works

How CPU Branch Prediction Works

Are Caches Accessed with a Virtual or Physical Address?

Are Caches Accessed with a Virtual or Physical Address?

Little Endian and Big Endian

Little Endian and Big Endian

DMA Controller: How Peripheral Devices Transfer Data to RAM

DMA Controller: How Peripheral Devices Transfer Data to RAM

Cache Hierarchy: How Modern CPU Caches Are Organized (L1, L2 and L3)

Cache Hierarchy: How Modern CPU Caches Are Organized (L1, L2 and L3)

Why Programs Use Stack, Heap, and Other Memory Segments

Why Programs Use Stack, Heap, and Other Memory Segments

Cache Miss Types Explained (The 4 C's)

Cache Miss Types Explained (The 4 C's)

The RAM Shortage Could Last Until 2030

The RAM Shortage Could Last Until 2030

Why CPUs Hate Linked Lists

Why CPUs Hate Linked Lists

CPU Cache Write Policies (Write Through, Write Back, Write Allocate, No Write Allocate)

CPU Cache Write Policies (Write Through, Write Back, Write Allocate, No Write Allocate)

MultiLevel Page Tables: How Virtual Memory is Optimized (Animation)

MultiLevel Page Tables: How Virtual Memory is Optimized (Animation)

Cache Replacement Policies (LRU, Tree-pLRU, MRU, QLRU, FIFO, LFU, Random and more)

Cache Replacement Policies (LRU, Tree-pLRU, MRU, QLRU, FIFO, LFU, Random and more)